Turn-on Speed of Grounded Gate Nmos Esd Protection Transistors
نویسنده
چکیده
The turn-on speed of nMOS transistors (nMOST) is of paramount importance for robust Charged Device Model (CDM) protection circuitry. In this paper the nMOST turn-on time has been measured for the first time in the sub-halve nanosecond range with a commercial e-beam tester. The method may be used to improve CDM-ESD hardness by investigating the CDM pulse responses within circuit. Furthermore it is shown that the CDM results of various protection layouts can be simulated with a SPICE model. Copyright © 1996 Elsevier Science Ltd INTRODUCTION In a highly automated IC production environment, the most relevant ESD hazards are represented by the fast discharge to ground of charge accumulated on a device through the manufacturing equipment. This ESD event is described by the Charged Device Model (CDM) and is characterised by durations and rise-times, in the nanosecond and sub-nanosecond range. The availability of experimental techniques capable of characterising the response of protection circuits subjected to CDM ESD pulses is of crucial importance to improve IC hardness. In CMOS, ESD protection circuits usually employ grounded-gate nMOS transistors (gg-nMOST) as protection elements, because of their low on-resistance and satisfactory holding voltage (due to the parasitic bipolar transistor within their structure). With the introduction of the Charged Device Model [1], the question arises: do most frequently applied ESD protection devices, gg-nMOSTs, trigger fast enough to provide adequate protection against CDM ESD hazards? In recent years some experimental data on the turn-on time has been shown [2-4]. This paper will assess this question thoroughly through measurements and simulations of the turn-on time of gg-nMOSTs with variations of the main layout parameters. Because of the very fast sub-nanosecond transient and the inherent capacitive load of measurement probes, standard equipment is not capable of performing the transient measurements. Therefore, an electron beam testing system, with 150 ps time resolution has been used. In order to obtain a better insight of the experimental results, simulations have been carried out with a SPICE model.
منابع مشابه
Design of Gate - Ground - NMOS - Based ESD Protection Circuits with Low Trigger Voltage , Low Leakage Current , and Fast Turn - On
© 2009 Kwangsoo Kim et al. 725 In this paper, electrostatic discharge (ESD) protection circuits with an advanced substrate-triggered NMOS and a gate-substrate-triggered NMOS are proposed to provide low trigger voltage, low leakage current, and fast turn-on speed. The proposed ESD protection devices are designed using 0.13 μm CMOS technology. The experimental results show that the proposed subst...
متن کاملImpact of Gate-to-Contact Spacing on ESD Performance of Salicided Deep Submicron NMOS Transistors
Electrostatic discharge (ESD) failure threshold of NMOS transistors is known to degrade with the use of silicided diffusions owing to insufficient ballast resistance, making them susceptible to current localization, which leads to early ESD failure. In general, the gate-to-contact spacing of salicided devices is known to have little impact on their ESD strength. However, experimental results pr...
متن کاملSubstrate Pick-Up Impacting on ESD Performances of Cascode NMOS Transistors
The cascode NMOS architecture has been tested by the Human Body Model (HBM), Machine Model (MM) and Transmission Line Pulse Generator (TLP) in this paper. For the TLP, detailed silicon data have been analyzed well in many parameters, such as the first triggeringon voltage (Vt1), the first triggering-on current (It1), the holding voltage (Vh), and the TLP I-V curve. Besides the above three kinds...
متن کاملInvestigation of Gate to Contact Spacing Effect on ESD Robustness of Salicided Deep Submicron Single Finger NMOS Transistors
ESD failure threshold of NMOS transistors is known to degrade with the use of silicided diffusions owing to insufficient ballast resistance, making them susceptible to current localization, which leads to early ESD failure. It is commonly believed that the gate-tocontact spacing of silicided devices has no impact on the ESD strength. However, experimental results presented in this paper show th...
متن کاملESD Protection Strategy for Sub-Quarter-Micron CMOS Technology : Gate-driven Design Versus Substrate-triggered Design
The operation principles of gate-driven design and substratetriggered design for ESD (ElectroStatic Discharge) protection are first explained by energy-band diagrams in this paper. The onchip ESD protection devices realized in 0.18-μm and 0.35-μm CMOS processes are used to verify the efficiency of gate-driven or substrate-triggered designs. The substrate-triggered design can effectively and con...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2003